

LTC 1992 Family

Low Power, Fully Differential Input/Output Amplifier/Driver Family

FEATURES

- Adjustable Gain and Fixed Gain Blocks of 1, 2, 5 and 10
- ±0.3% (Max) Gain Error from –40°C to 85°C
- 3.5ppm/°C Gain Temperature Coefficient
- 5ppm Gain Long Term Stability
- Fully Differential Input and Output
- CLOAD Stable up to 10,000pF
- Adjustable Output Common Mode Voltage
- Rail-to-Rail Output Swing
- Low Supply Current: 1mA (Max)
- High Output Current: 10mA (Min)
- Specified on a Single 2.7V to ±5V Supply
- DC Offset Voltage <2.5mV (Max)</p>
- Available in 8-Lead MSOP Package

APPLICATIONS

- Differential Driver/Receiver
- Differential Amplification
- Single-Ended to Differential Conversion
- Level Shifting
- Trimmed Phase Response for Multichannel Systems

DESCRIPTION


The LTC[®]1992 product family consists of five fully differential, low power amplifiers. The LTC1992 is an unconstrained fully differential amplifier. The LTC1992-1, LTC1992-2, LTC1992-5 and LTC1992-10 are fixed gain blocks (with gains of 1, 2, 5 and 10 respectively) featuring precision on-chip resistors for accurate and ultrastable gain. All of the LTC1992 parts have a separate internal common mode feedback path for outstanding output phase balancing and reduced second order harmonics. The V_{OCM} pin sets the output common mode level independent of the input common mode level. This feature makes level shifting of signals easy.


The amplifiers' differential inputs operate with signals ranging from rail-to-rail with a common mode level from the negative supply up to 1.3V from the positive supply. The differential input DC offset is typically 250μ V. The rail-to-rail outputs sink and source 10mA. The LTC1992 is stable for all capacitive loads up to 10,000pF.

The LTC1992 can be used in single supply applications with supply voltages as low as 2.7V. It can also be used with dual supplies up to \pm 5V. The LTC1992 is available in an 8-pin MSOP package.

T, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION





ABSOLUTE MAXIMUM RATINGS (Note 1)

Specified Temperature Range (Note 6)

LTC1992CMS8/LTC1992-XCMS8/	
LTC1992IMS8/LTC1992-XIMS8	40°C to 85°C
LTC1992HMS8/LTC1992-XHMS8	40°C to 125°C
Storage Temperature Range	
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

-IN 1 V _{0CM} 2 +V _S 3 +OUT 4 MS8 PL 8-LEAD PL/	VIEW $7 V_{MID}$ $6 -V_S$ 5 -OUT ACKAGE ASTIC MSOP $, \theta_{JA} = 250^{\circ}C/W$	TOP VIEW -IN 1 V_{OCM} 2 $+V_S$ 3 +OUT 4 F 7 V_{MID} $6 -V_S$ 5 -OUT MS8 PACKAGE 8-LEAD PLASTIC MSOP $T_{JMAX} = 150^{\circ}C, \theta_{JA} = 250^{\circ}C/W$							
ORDER PART NUMBER	MS8 PART MARKING	ORDER PART NUMBER	MS8 PART MARKING						
LTC1992CMS8 LTC1992IMS8 LTC1992HMS8	LTYU LTZC LTAGR	LTC1992-1CMS8 LTC1992-1IMS8 LTC1992-1HMS8 LTC1992-2CMS8 LTC1992-2IMS8 LTC1992-2HMS8 LTC1992-5CMS8 LTC1992-5IMS8 LTC1992-5HMS8 LTC1992-10CMS8 LTC1992-10IMS8 LTC1992-10HMS8	LTACJ LTACM LTAFZ LTYV LTZD LTAGA LTACK LTACN LTAJH LTACL LTACP LTAJJ						

Consult LTC Marketing for parts specified with wider operating temperature ranges.



ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $+V_S = 5V$, $-V_S = 0V$, $V_{INCM} = V_{OUTCM} = V_{OCM} = 2.5V$, unless otherwise noted. V_{OCM} is the voltage on the V_{OCM} pin. V_{OUTCM} is defined as $(+V_{OUT} + -V_{OUT})/2$. V_{INCM} is defined as $(+V_{IN} - -V_{IN})/2$. V_{INDIFF} is defined as $(+V_{OUT} - -V_{OUT})$. Specifications applicable to all parts in the LTC1992 family.

SYMBOL	PARAMETER	CONDITIONS		ALL (Min	C AND I (Typ	GRADE Max	A Min	LL H GR Typ	ADE Max	UNITS
V _S	Supply Voltage Range			2.7		11	2.7		11	V
I _S	Supply Current	$V_{\rm S}$ = 2.7V to 5V $V_{\rm S}$ = ±5V	•		0.65 0.75 0.7 0.8	1.0 1.2 1.2 1.5		0.65 0.8 0.7 0.9	1.0 1.5 1.2 1.8	mA mA mA mA
VOSDIFF	Differential Offset Voltage (Input Referred) (Note 7)	$\begin{array}{l} V_S = 2.7V \\ V_S = 5V \\ V_S = \pm 5V \end{array}$	•		±0.25 ±0.25 ±0.25	±2.5 ±2.5 ±2.5		±0.25 ±0.25 ±0.25	5 ±4 5 ±4	mV mV mV
$\Delta V_{OSDIFF} / \Delta T$	Differential Offset Voltage Drift (Input Referred) (Note 7)		•		10 10 10			10 10 10		μV/°C μV/°C μV/°C
PSRR	Power Supply Rejection Ratio (Input Referred) (Note 7)	V _S = 2.7V to ±5V	•	75	80		72	80		dB
G _{CM}	$\begin{array}{c} \mbox{Common Mode Gain}(V_{OUTCM}/V_{OCM}) \\ \mbox{Common Mode Gain Error} \\ \mbox{Output Balance } (\Delta V_{OUTCM}/(\Delta V_{OUTDIFF}) \end{array}$	$V_{OUTDIFF} = -2V \text{ to } +2V$	•		1 ±0.1 -85	±0.3 -60		1 ±0.1 -85	±0.35 -60	% dB
V _{OSCM}	Common Mode Offset Voltage (V _{OUTCM} – V _{OCM})		•		±0.5 ±1 ±2	±12 ±15 ±18		±0.5 ±1 ±2	±15 ±17 ±20	mV mV mV
ΔV _{OSCM} /ΔT	Common Mode Offset Voltage Drift	$ \begin{array}{l} V_S = 2.7V \\ V_S = 5V \\ V_S = \pm 5V \end{array} $	•		10 10 10			10 10 10		μV/°C μV/°C μV/°C
V _{OUTCMR}	Output Signal Common Mode Range (Voltage Range for the V _{OCM} Pin)		•	(-V _S)+().5V	(+V _S)–1.3V	(-V _S)+().5V	(+V _S)–1.3V	V
RINVOCM	Input Resistance, V _{OCM} Pin				500			500		MΩ
IBVOCM	Input Bias Current, V _{OCM} Pin	$V_{S} = 2.7V$ to $\pm 5V$			±2			±2		рА
V _{MID}	Voltage at the V _{MID} Pin		•	2.44	2.50	2.56	2.43	2.50	2.57	V
V _{OUT}	Output Voltage, High (Note 2)	$\label{eq:VS} \begin{array}{l} V_S = 2.7V, \mbox{ Load} = 10k\\ V_S = 2.7V, \mbox{ Load} = 5mA\\ V_S = 2.7V, \mbox{ Load} = 10mA \end{array}$	•	2.60 2.50 2.29	2.69 2.61 2.52		2.60 2.50 2.29	2.69 2.61 2.52		V V V
	Output Voltage, Low (Note 2)	$\label{eq:VS} \begin{array}{l} V_S = 2.7V, \mbox{ Load} = 10k \\ V_S = 2.7V, \mbox{ Load} = 5mA \\ V_S = 2.7V, \mbox{ Load} = 10mA \end{array}$	•		0.02 0.10 0.20	0.10 0.25 0.35		0.02 0.10 0.20	0.25	V V V
	Output Voltage, High (Note 2)	$\begin{array}{l} V_S=5V,\ Load=10k\\ V_S=5V,\ Load=5mA\\ V_S=5V,\ Load=10mA \end{array}$	•	4.90 4.85 4.75	4.99 4.90 4.81		4.90 4.80 4.70	4.99 4.90 4.81		V V V
	Output Voltage, Low (Note 2)	$\label{eq:VS} \begin{array}{l} V_S = 5V, \mbox{ Load} = 10k\\ V_S = 5V, \mbox{ Load} = 5mA\\ V_S = 5V, \mbox{ Load} = 10mA \end{array}$	•		0.02 0.10 0.20	0.10 0.25 0.35		0.02 0.10 0.20	0.30	V V V
	Output Voltage, High (Note 2)	$\begin{array}{l} V_S=\pm 5V, \mbox{ Load}=10k\\ V_S=\pm 5V, \mbox{ Load}=5mA\\ V_S=\pm 5V, \mbox{ Load}=10mA \end{array}$	•	4.90 4.85 4.65	4.99 4.89 4.80		4.85 4.80 4.60	4.99 4.89 4.80		V V V
	Output Voltage, Low (Note 2)	$\begin{array}{l} V_S=\pm 5V, \mbox{ Load}=10k\\ V_S=\pm 5V, \mbox{ Load}=5mA\\ V_S=\pm 5V, \mbox{ Load}=10mA \end{array}$	•		-4.99 -4.90 -4.80	-4.75		-4.98 -4.90 -4.80) -4.75	V V V



ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating

temperature range, otherwise specifications are at $T_A = 25^{\circ}C. +V_S = 5V, -V_S = 0V, V_{INCM} = V_{OUTCM} = V_{OCM} = 2.5V$, unless otherwise noted. V_{OCM} is the voltage on the V_{OCM} pin. V_{OUTCM} is defined as $(+V_{OUT} + -V_{OUT})/2$. V_{INCM} is defined as $(+V_{IN} + -V_{IN})/2$. V_{INDIFF} is defined as $(+V_{OUT} - -V_{OUT})$. Specifications applicable to all parts in the LTC1992 family.

			ALL C AND I GRADE			ALL H GRADE				
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
I _{SC}	Output Short-Circuit Current	V _S = 2.7V, V _{OUT} = 1.35V		20	30		20	30		mA
	Sourcing (Notes 2,3)	$V_{\rm S} = 5V, V_{\rm OUT} = 2.5V$		20	30		20	30		mA
		$V_{S} = \pm 5V, V_{OUT} = 0V$		20	30		20	30		mA
	Output Short-Circuit Current Sinking	V _S = 2.7V, V _{OUT} =1.35V		13	30		13	30		mA
	(Notes 2,3)	$V_{\rm S} = 5V, V_{\rm OUT} = 2.5V$		13	30		13	30		mA
		$V_{S} = \pm 5V, V_{OUT} = 0V$		13	30		13	30		mA
A _{VOL}	Large-Signal Voltage Gain				80			80		dB

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. + $V_S = 5V$, $-V_S = 0V$, $V_{INCM} = V_{OUTCM} = V_{OCM} = 2.5V$, unless otherwise noted. V_{OCM} is the voltage on the V_{OCM} pin. V_{OUTCM} is defined as $(+V_{OUT} + -V_{OUT})/2$. V_{INCM} is defined as $(+V_{IN} + -V_{IN})/2$. V_{INDIFF} is defined as $(+V_{IN} - -V_{IN})$. $V_{OUTDIFF}$ is defined as $(+V_{OUT} - -V_{OUT})$. Specifications applicable to the LTC1992 only.

SYMBOL	PARAMETER	CONDITIONS			C1992CI C1992IS TYP		LT	C1992 Tyf	HMS8 P MAX	UNITS
	Input Bias Current	$V_{\rm S} = 2.7$ V to ±5V	•		2	250		2	400	pA
l _{OS}	Input Offset Current	$V_{\rm S} = 2.7$ V to ±5V	•		0.1	100		0.1	150	pA
R _{IN}	Input Resistance		•		500			500)	MΩ
CIN	Input Capacitance		•		3			3		pF
e _n	Input Referred Noise Voltage Density	f = 1kHz			35			35		nV/√Hz
i _n	Input Noise Current Density	f = 1kHz			1			1		fA/√Hz
VINCMR	Input Signal Common Mode Range		•	(-V _S)-(D.1V (+	-V _S)-1.3V	(-V _S)-().1V	(+V _S)-1.3V	V
CMRR	Common Mode Rejection Ratio (Input Referred)	$V_{INCM} = -0.1V$ to 3.7V	•	69	90		69	90		dB
SR	Slew Rate (Note 4)		•	0.5	1.5		0.5	1.5	i	V/µs
GBW	Gain-Bandwidth Product (f _{TEST} = 100kHz)	T _A = 25°C LTC1992CMS8 LTC1992IMS8/ LTC1992IMS8/ LTC1992HMS8	•	3.0 2.5 1.9	3.2 3.0	3.5 4.0 4.0	3.0 1.9	3.2	2 3.5 4.0	MHz MHz MHz



ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $+V_S = 5V$, $-V_S = 0V$, $V_{INCM} = V_{OUTCM} = V_{OCM} = 2.5V$, unless otherwise noted. V_{OCM} is the voltage on the V_{OCM} pin. V_{OUTCM} is defined as $(+V_{OUT} + -V_{OUT})/2$. V_{INCM} is defined as $(+V_{IN} - -V_{IN})/2$. V_{INDIFF} is defined as $(+V_{OUT} - -V_{OUT})$. Typical values are at $T_A = 25^{\circ}C$. Specifications apply to the LTC1992-1 only.

SYMBOL	PARAMETER	CONDITIONS			1992-1C 1992-11 TYP		LTC Min	1992-1H TYP	IMS8 Max	UNITS
G _{DIFF}	Differential Gain Differential Gain Error Differential Gain Nonlinearity Differential Gain Temperature Coefficient		•		1 ±0.1 50 3.5	±0.3		1 ±0.1 50 3.5	±0.35	V/V % ppm ppm/°C
e _n	Input Referred Noise Voltage Density (Note 7)	f = 1kHz			45			45		nV/√Hz
R _{IN}	Input Resistance, Single-Ended +IN, -IN Pins		•	22.5	30	37.5	22	30	38	kΩ
VINCMR	Input Signal Common Mode Range	V _S = 5V		-().1V to 4	.9V	- ().1V to 4	.9V	V
CMRR	Common Mode Rejection Ratio (Amplifier Input Referred) (Note 7)	$V_{INCM} = -0.1V$ to 3.7V	•	55	60		55	60		dB
SR	Slew Rate (Note 4)			0.5	1.5		0.5	1.5		V/µs
GBW	Gain-Bandwidth Product	f _{TEST} = 180kHz			3			3		MHz

The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. $+V_S = 5V$, $-V_S = 0V$, $V_{INCM} = V_{OUTCM} = V_{OCM} = 2.5V$, unless otherwise noted. V_{OCM} is the voltage on the V_{OCM} pin. V_{OUTCM} is defined as $(+V_{OUT} + -V_{OUT})/2$. V_{INCM} is defined as $(+V_{IN} + -V_{IN})/2$. V_{INDIFF} is defined as $(+V_{OUT} - -V_{OUT})/2$. V_{INCM} is defined as $(+V_{OUT$

SYMBOL	PARAMETER	CONDITIONS			1992-2C 1992-21 TYP		LTC Min	1992-2H TYP	IMS8 Max	UNITS
G _{DIFF}	Differential Gain Differential Gain Error Differential Gain Nonlinearity Differential Gain Temperature Coefficient		•		2 ±0.1 50 3.5	±0.3		2 ±0.1 50 3.5	±0.35	V/V % ppm ppm/°C
e _n	Input Referred Noise Voltage Density (Note 7)	f = 1kHz			45			45		nV/√Hz
R _{IN}	Input Resistance, Single-Ended +IN, -IN Pins		•	22.5	30	37.5	22	30	38	kΩ
VINCMR	Input Signal Common Mode Range	V _S = 5V		-().1V to 4	.9V	- ().1V to 4	.9V	V
CMRR	Common Mode Rejection Ratio (Amplifier Input Referred) (Note 7)	$V_{INCM} = -0.1V$ to 3.7V	•	55	60		55	60		dB
SR	Slew Rate (Note 4)		•	0.7	2		0.7	2		V/µs
GBW	Gain-Bandwidth Product	f _{TEST} = 180kHz			4			4		MHz

1992

ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $+V_S = 5V$, $-V_S = 0V$, $V_{INCM} = V_{OUTCM} = V_{OCM} = 2.5V$, unless otherwise noted. V_{OCM} is the voltage on the V_{OCM} pin. V_{OUTCM} is defined as $(+V_{OUT} + -V_{OUT})/2$. V_{INCM} is defined as $(+V_{IN} - -V_{IN})/2$. V_{INDIFF} is defined as $(+V_{OUT} - -V_{OUT})$. Typical values are at $T_A = 25^{\circ}C$. Specifications apply to the LTC1992-5 only.

SYMBOL	PARAMETER	CONDITIONS			1992-5C 1992-51 TYP		LTC Min	1992-5H TYP	IMS8 Max	UNITS
G _{DIFF}	Differential Gain Differential Gain Error Differential Gain Nonlinearity Differential Gain Temperature Coefficient		•		5 ±0.1 50 3.5	±0.3		5 ±0.1 50 3.5	±0.35	V/V % ppm ppm/°C
e _n	Input Referred Noise Voltage Density (Note 7)	f = 1kHz			45			45		nV/√Hz
R _{IN}	Input Resistance, Single-Ended +IN, -IN Pins		•	22.5	30	37.5	22	30	38	kΩ
VINCMR	Input Signal Common Mode Range	V _S = 5V		-().1V to 3	.9V	- ().1V to 3	.9V	V
CMRR	Common Mode Rejection Ratio (Amplifier Input Referred) (Note 7)	$V_{INCM} = -0.1V$ to 3.7V	•	55	60		55	60		dB
SR	Slew Rate (Note 4)		•	0.7	2		0.7	2		V/µs
GBW	Gain-Bandwidth Product	f _{TEST} = 180kHz			4			4		MHz

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. + $V_S = 5V$, $-V_S = 0V$, $V_{INCM} = V_{OUTCM} = V_{OCM} = 2.5V$, unless otherwise noted. V_{OCM} is the voltage on the V_{OCM} pin. V_{OUTCM} is defined as $(+V_{OUT} + -V_{OUT})/2$. V_{INCM} is defined as $(+V_{IN} + -V_{IN})/2$. V_{INDIFF} is defined as $(+V_{IN} - -V_{IN})$. $V_{OUTDIFF}$ is defined as $(+V_{OUT} - -V_{OUT})$. Typical values are at $T_A = 25^{\circ}C$. Specifications apply to the LTC1992-10 only.

SYMBOL	PARAMETER	CONDITIONS			1992-10 1992-10 TYP		LTC Min	1992-10 TYP	HMS8 Max	UNITS
G _{DIFF}	Differential Gain Differential Gain Error Differential Gain Nonlinearity Differential Gain Temperature Coefficient		•		10 ±0.1 50 3.5	±0.3		10 ±0.1 50 3.5	±0.35	V/V % ppm ppm/°C
e _n	Input Referred Noise Voltage Density (Note 7)	f = 1kHz			45			45		nV/√Hz
R _{IN}	Input Resistance, Single-Ended +IN, -IN Pins		•	11.3	15	18.8	11	15	19	kΩ
VINCMR	Input Signal Common Mode Range	$V_{\rm S} = 5V$		-().1V to 3	.8V	- ().1V to 3	.8V	V
CMRR	Common Mode Rejection Ratio (Amplifier Input Referred) (Note 7)	$V_{INCM} = -0.1V$ to 3.7V	•	55	60		55	60		dB
SR	Slew Rate (Note 4)		•	0.7	2		0.7	2		V/µs
GBW	Gain-Bandwidth Product	f _{TEST} = 180kHz			4			4		MHz

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Output load is connected to the midpoint of the $+V_S$ and $-V_S$ potentials. Measurement is taken single-ended, one output loaded at a time.

Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum when the output is shorted indefinitely.

Note 4: Differential output slew rate. Slew rate is measured single ended and doubled to get the listed numbers.

Note 5: The LTC1992C/LTC1992-XC/LTC1992I/LTC1992-XI are guaranteed functional over an operating temperature of -40°C to 85°C. The LTC1992H/LTC1992-XH are guaranteed functional over the extended operating temperature of -40° C to 125° C.


Note 6: The LTC1992C/LTC1992-XC are guaranteed to meet the specified performance limits over the 0°C to 70°C temperature range and are designed, characterized and expected to meet the specified performance limits over the -40°C to 85°C temperature range but are not tested or QA sampled at these temperatures. The LTC1992I/LTC1992-XI are guaranteed to meet the specified performance limits over the -40°C to 85°C temperature range. The LTC1992H/LTC1992-XH are guaranteed to meet the specified performance limits over the -40°C to 125°C temperature range.

Note 7: Differential offset voltage, differential offset voltage drift, CMRR, noise voltage density and PSRR are referred to the internal amplifier's input to allow for direct comparison of gain blocks with discrete amplifiers.




1992

TYPICAL PERFORMANCE CHARACTERISTICS Applicable to all parts in the LTC1992 family.







TYPICAL PERFORMANCE CHARACTERISTICS Applicable to all parts in the LTC1992 family.



(Expanded View)




(Detailed View)






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992 only.






9


TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992 only.




Single-Ended Input Large-Signal Step Response









Differential Input Large-Signal Step Response



Single-Ended Input Large-Signal Step Response












TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992 only.




THD + Noise vs Frequency




Differential Noise Voltage Density vs Frequency




Single-Ended Input Small-Signal Step Response




THD + Noise vs Amplitude








TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-1 only.






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-1 only.




 $\begin{array}{c} \text{OUOL} \\ \text{OUOL} \\$


Common Mode Rejection Ratio vs Frequency




Single-Ended Input Large-Signal Step Response




Signal Single-Ended Input Large-Signal Step Response




Power Supply Rejection Ratio vs Frequency




Differential Input Small-Signal Step Response



Differential Input Small-Signal Step Response




Output Balance vs Frequency






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-1 only.






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-2 only.





TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-2 only.




Differential Input Large-Signal Step Response $+V_{S} = 2.5V$ $-V_{S} = -2.5V$

 $V_{0CM} = 0V$


+V_{IN} = ±750mV -V_{IN} = ∓750mV

1992 G69

Common Mode Rejection Ratio vs Frequency (Note 7)




Step Response




Single-Ended Input Large-Signal Step Response


20µs/DIV




Power Supply Rejection Ratio vs Frequency (Note 7)




Differential Input Small-Signal Step Response



Differential Input Small-Signal Step Response




Output Balance vs Frequency






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-2 only.






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-5 only.






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-5 only.




Differential Input Large-Signal Step Response $V_{00M} = 0V$ $V_{0CM} = 0V$ $V_{0CM} = 0V$ $V_{0CM} = 0V$ $V_{0CM} = 0V$ $V_{1N} = \pm 300mV$ $V_{1N} = \pm 300mV$ $V_{1N} = \pm 300mV$ $C_{LOAD} = 10000pF$ $C_{LOAD} = 10000pF$ $U_{00} = 10000pF$ $U_{00} = 1000$


Common Mode Rejection Ratio vs Frequency (Note 7)




Single-Ended Input Large-Signal Step Response




Differential Input Small-Signal Step Response




Single-Ended Input Large-Signal Step Response




Power Supply Rejection Ratio vs Frequency (Note 7)



Differential Input Small-Signal Step Response




Output Balance vs Frequency






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-5 only.






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-10 only.






TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-10 only.




Differential Input Large-Signal Step Response $V_{0CM} = 0V$ $V_{0CM} = 0V$ $V_{0CM} = 0V$ $V_{0CM} = 0V$ $V_{1N} = \pm 150mV$ $V_{1N} = \pm 150mV$ $C_{LOAD} = 10000pF$ $20\mu s/DIV$ 1922 G113


Common Mode Rejection Ratio vs Frequency (Note 7)




Single-Ended Input Large-Signal Step Response




Differential Input Small-Signal Step Response




Single-Ended Input Large-Signal Step Response




Power Supply Rejection Ratio vs Frequency (Note 7)



Differential Input Small-Signal Step Response




Output Balance vs Frequency





TYPICAL PERFORMANCE CHARACTERISTICS Applicable to the LTC1992-10 only.





PIN FUNCTIONS

-IN, +IN (Pins 1, 8): Inverting and Noninverting Inputs of the Amplifier. For the LTC1992 part, these pins are connected directly to the amplifier's P-channel MOSFET input devices. The fixed gain LTC1992-X parts have precision, on-chip gain setting resistors. The input resistors are nominally 30k for the LTC1992-1, LTC1992-2 and LTC1992-5 parts. The input resistors are nominally 15k for the LTC1992-10 part.


V_{OCM} (Pin 2): Output Common Mode Voltage Set Pin. The voltage on this pin sets the output signal's common mode voltage level. The output common mode level is set independent of the input common mode level. This is a high impedance input and must be connected to a known and controlled voltage. It must never be left floating.

+ V_S , - V_S (Pins 3, 6): The + V_S and - V_S power supply pins should be bypassed with 0.1 μ F capacitors to an adequate analog ground or ground plane. The bypass capacitors should be located as closely as possible to the supply pins.

+OUT, **-OUT** (**Pins 4, 5**): The Positive and Negative Outputs of the Amplifier. These rail-to-rail outputs are designed to drive capacitive loads as high as 10,000pF.


 V_{MID} (Pin 7): Mid-Supply Reference. This pin is connected to an on-chip resistive voltage divider to provide a midsupply reference. This provides a convenient way to set the output common mode level at half-supply. If used for this purpose, Pin 2 will be shorted to Pin 7, Pin 7 should be bypassed with a 0.1µF capacitor to ground. If this reference voltage is not used, leave the pin floating.

BLOCK DIAGRAMS (1992)





BLOCK DIAGRAMS (1992-X)



APPLICATIONS INFORMATION

Theory of Operation


The LTC1992 family consists of five fully differential, low power amplifiers. The LTC1992 is an unconstrained fully differential amplifier. The LTC1992-1, LTC1992-2, LTC1992-5 and LTC1992-10 are fixed gain blocks (with gains of 1, 2, 5 and 10 respectively) featuring precision onchip resistors for accurate and ultra stable gain.


In many ways, a fully differential amplifier functions much like the familiar, ubiquitous op amp. However, there are several key areas where the two differ. Referring to Figure 1, an op amp has a differential input, a high open-loop gain and utilizes negative feedback (through resistors) to set the closed-loop gain and thus control the amplifier's gain with great precision. A fully differential amplifier has all of these features plus an additional input and a complementary output. The complementary output reacts to the input signal in the same manner as the other output, but in the opposite direction. Two outputs changing in an equal but opposite manner require a common reference point (i.e., opposite relative to what?). The additional input, the V_{OCM} pin, sets this reference point. The voltage on the V_{OCM} input directly sets the output signal's common mode voltage and allows the output signal's common mode voltage to be set completely independent of the input signal's common mode voltage. **Uncoupling the input and output common mode voltages makes signal level shifting easy.**

For a better understanding of the operation of a fully differential amplifier, refer to Figure 2. Here, the LTC1992 functional block diagram adds external resistors to realize a basic gain block. Note that the LTC1992 functional block diagram is not an *exact* replica of the LTC1992 circuitry. However, the Block Diagram is correct and is a very good tool for understanding the operation of fully differential amplifier circuits. Basic op amp fundamentals together with this block diagram provide all of the tools needed for understanding fully differential amplifier circuit applications.

The LTC1992 Block Diagram has two op amps, two summing blocks (pay close attention the **signs**) and four resistors. Two resistors, R_{MID1} and R_{MID2} , connect directly to the V_{MID} pin and simply provide a convenient midsupply reference. Its use is optional and it is not involved in the operation of the LTC1992's amplifier. The LTC1992 functions through the use of two servo networks







Op Amp with Negative Feedback

Fully Differential Amplifier with Negative Feedback




Figure 1. Comparison of an Op Amp and a Fully Differential Amplifier




Figure 2. LTC1992 Functional Block Diagram with External Gain Setting Resistors



each employing negative feedback and using an op amp's differential input to create the servo's summing junction.

One servo controls the signal gain path. The differential input of op amp A1 creates the summing junction of this servo. Any voltage present at the input of A1 is amplified (by the op amp's large open-loop gain), sent to the summing blocks and then onto the outputs. Taking note of the signs on the summing blocks, op amp A1's output moves +OUT and -OUT in **opposite** directions. Applying a voltage step at the INM node increases the +OUT voltage while the -OUT voltage decreases. The R_{FB} resistors connect the outputs to the appropriate inputs establishing negative feedback and closing the servo's loop. Any servo loop always attempts to drive its error voltage to zero. In this servo, the error voltage is the voltage between the INM and INP nodes, thus A1 will force the voltages on the INP and INM nodes to be equal (within the part's DC offset, open loop gain and bandwidth limits). The "virtual short" between the two inputs is conceptually the same as that for op amps and is critical to understanding fully differential amplifier applications.

The other servo controls the output common mode level. The differential input of op amp A2 creates the summing junction of this servo. Similar to the signal gain servo above, any voltage present at the input of A2 is amplified, sent to the summing blocks and then onto the outputs. However, in this case, both outputs move in the same direction. The resistors R_{CMP} and R_{CMM} connect the +OUT and -OUT outputs to A2's inverting input establishing negative feedback and closing the servo's loop. The midpoint of resistors R_{CMP} and R_{CMM} derives the output's common mode level (i.e., its average). This measure of the output's common mode level connects to A2's inverting input while A2's noninverting input connects directly to the V_{OCM} pin. A2 forces the voltages on its inverting and noninverting inputs to be equal. In other words, it forces the output common mode voltage to be equal to the voltage on the V_{0CM} input pin.

For any fully differential amplifier application to function properly both the signal gain servo and the common mode level servo must be satisfied. When analyzing an applications circuit, the INP node voltage must equal the INM node voltage **and** the output common mode voltage must equal the $V_{\rm OCM}$ voltage. If either of these servos is taken

out of the specified areas of operation (e.g., inputs taken beyond the common mode range specifications, outputs hitting the supply rails or input signals varying faster than the part can track), the circuit will not function properly.

Fully Differential Amplifier Signal Conventions


Fully differential amplifiers have a multitude of signals and signal ranges to consider. To maintain proper operation with conventional op amps, the op amp's inputs and its output must not hit the supply rails and the input signal's common mode level must also be within the part's specified limits. These considerations also apply to fully differential amplifiers, but here there is an additional output to consider and common mode level shifting complicates matters. Figure 3 provides a list of the many signals and specifications as well as the naming convention. The phrase "common mode" appears in many places and often leads to confusion. The fully differential amplifier's ability to uncouple input and output common mode levels yields great design flexibility, but also complicates matters some. For simplicity, the equations in Figure 3 also assume an ideal amplifier and perfect resistor matching. For a detailed analysis, consult the fully differential amplifier applications circuit analysis section ...


Basic Applications Circuits

Most fully differential amplifier applications circuits employ symmetrical feedback networks and are familiar territory for op amp users. Symmetrical feedback networks require that the $-V_{IN}/+V_{OUT}$ network is a mirror image duplicate of the $+V_{IN}/-V_{OUT}$ network. Each of these half circuits is basically just a standard inverting gain op amp circuit. Figure 4 shows three basic inverting gain op amp circuits and their corresponding fully differential amplifier cousins. The vast majority of fully differential amplifier circuits derive from old tried and true inverting op amp circuits. To create a fully differential amplifier circuit from an inverting op amp circuit, first simply transfer the op amp's V_{IN}/V_{OUT} network to the fully differential amplifier's $-V_{IN}/+V_{OUT}$ nodes. Then, take a mirror image duplicate of the network and apply it to the fully differential amplifier's $+V_{IN}/-V_{OUT}$ nodes. Op amp users can comfortably transfer any inverting op amp circuit to a fully differential amplifier in this manner.

19921







Single-Ended to Differential Conversion

One of the most important applications of fully differential amplifiers is single-ended signaling to differential signaling conversion. Many systems have a single-ended signal that must connect to an ADC with a differential input. The ADC could be run in a single-ended manner, but performance usually degrades. Fortunately, all of basic applications circuits shown in Figure 4, as well as all of the fixed gain LTC1992-X parts, are equally suitable for both differential and single-ended input signals. For single-ended input signals, connect one of the inputs to a reference voltage (e.g., ground or midsupply) and connect the other to the signal path. There are no tradeoffs here as the part's performance is the same with singleended or differential input signals. Which input is used for the signal path only affects the polarity of the differential output signal.

Signal Level Shifting

Another important application of fully differential amplifier is signal level shifting. Single-ended to differential conversion accompanied by a signal level shift is very commonplace when driving ADCs. As noted in the theory of operation section, fully differential amplifiers have a common mode level servo that determines the output common mode level independent of the input common mode level. To set the output common mode level, simply apply the desired voltage to the V_{OCM} input pin. The voltage range on the V_{OCM} pin is from ($-V_S + 0.5V$) to ($+V_S - 1.3V$).






Figure 4. Basic Fully Differential Amplifier Application Circuits (Note: Single-Ended to Differential Conversion is Easily Accomplished by Connecting One of the Input Nodes, $+V_{IN}$ or $-V_{IN}$, to a DC Reference Level (e.g., Ground))



The V_{OCM} input pin has a very high input impedance and is easily driven by even the weakest of sources. Many ADCs provide a voltage reference output that defines either its common mode level or its full-scale level. Apply the ADC's reference potential either directly to the V_{OCM} pin or through a resistive voltage divider depending on the reference voltage's definition. When controlling the V_{OCM} pin by a high impedance source, connect a bypass capacitor (1000pF to 0.1 μ F) from the V_{OCM} pin to ground to lower the high frequency impedance and limit external noise coupling. Other applications will want the output biased at a midpoint of the power supplies for maximum output voltage swing. For these applications, the LTC1992 provides a midsupply potential at the V_{MID} pin. The V_{MID} pin connects to a simple resistive voltage divider with two 200k resistors connected between the supply pins. To use this feature, connect the V_{MID} pin to the V_{OCM} pin and bypass this node with a capacitor.

One undesired effect of utilizing the level shifting function is an increase in the differential output offset voltage due to gain setting resistor mismatch. The offset is approximately the amount of level shift ($V_{OUTCM} - V_{INCM}$) multiplied by the amount of resistor mismatch. For example, a 2V level shift with 0.1% resistors will give around 2mV of output offset (2 • 0.1% = 2mV). The exact amount of offset is dependent on the application's gain and the resistor mismatch. For a detail description, consult the Fully Differential Amplifier Applications Circuit Analysis section.

CMRR and Output Balance

One common misconception of fully differential amplifiers is that the common mode level servo guarantees an infinite common mode rejection ratio (CMRR). This is not true. The common mode level servo does, however, force the two outputs to be truly complementary (i.e., exactly opposite or 180 degrees out of phase). Output balance is a measure of how complementary the two outputs are.

At low frequencies, CMRR is primarily determined by the matching of the gain setting resistors. Like any op amp, the LTC1992 does not have infinite CMRR, however resistor mismatching of only 0.018%, halves the circuit's CMRR. Standard 1% tolerance resistors yield a CMRR of about 40dB. For most applications, resistor matching

dominates low frequency CMRR performance. The specifications for the fixed gain LTC1992-X parts include the on-chip resistor matching effects. Also, note that an *input common mode* signal appears as a *differential output* signal reduced by the CMRR. As with op amps, at higher frequencies the CMRR degrades. Refer to the Typical Performance plots for the details of the CMRR performance over frequency.

At low frequencies, the output balance specification is determined by the matching of the on-chip R_{CMM} and R_{CMP} resistors. At higher frequencies, the output balance degrades. Refer to the typical performance plots for the details of the output balance performance over frequency.

Input Impedance

The input impedance for a fully differential amplifier application circuit is similar to that of a standard op amp inverting amplifier. One major difference is that the input impedance is different for differential input signals and single-ended signals. Referring to Figure 3, for differential input signals the input impedance is expressed by the following expression:

$$R_{INDIFF} = 2 \bullet R_{IN}$$

For single-ended signals, the input impedance is expressed by the following expression:

$$R_{INS-E} = \frac{R_{IN}}{1 - \frac{R_{FB}}{2 \bullet (R_{IN} + R_{FB})}}$$

The input impedance for single-ended signals is slightly higher than the $R_{\rm IN}$ value since some of the input signal is fed back and appears as the amplifier's input common mode level. This small amount of positive feedback increases the input impedance.

Driving Capacitive Loads

The LTC1992 family of parts is stable for all capacitive loads up to at least 10,000pF. While stability is guaranteed, the part's performance is not unaffected by capacitive loading. Large capacitive loads increase output step response ringing and settling time, decrease the bandwidth



and increase the frequency response peaking. Refer to the Typical Performance plots for small-signal step response, large-signal step response and gain over frequency to appraise the effects of capacitive loading. While the consequences are minor in most instances, consider these effects when designing application circuits with large capacitive loads.

Input Signal Amplitude Considerations

For application circuits to operate correctly, the amplifier must be in its linear operating range. To be in the linear operating range, the input signal's common mode voltage must be within the part's specified limits and the rail-torail outputs must stay within the supply voltage rails. Additionally, the fixed gain LTC1992-X parts have input protection diodes that limit the input signal to be within the supply voltage rails. The unconstrained LTC1992 uses external resistors allowing the source signals to go beyond the supply voltage rails.

When taken outside of the linear operating range, the circuit does not perform as expected, however nothing extreme occurs. Outputs driven into the supply voltage rails are simply clipped. There is no phase reversal or oscillation. Once the outputs return to the linear operating range, there is a small recovery time, then normal operation proceeds. When the input common mode voltage is below the specified lower limit, on-chip protection diodes conduct and clamp the signal. Once the signal returns to the specified operating range, normal operation proceeds. If the input common mode voltage goes slightly above the specified upper limit (by no more than about 500mV), the amplifier's open-loop gain reduces and DC offset and closed-loop gain errors increase. Return the input back to the specified range and normal performance commences. If taken well above the upper limit, the amplifier's input stage is cut off. The gain servo is now open loop; however, the common mode servo is still functional. Output balance is maintained and the outputs go to opposite supply rails. However, which output goes to which supply rail is


random. Once the input returns to the specified input common mode range, there is a small recovery time then normal operation proceeds.

The LTC1992's input signal common mode range (V_{INCMR}) is from $(-V_S - 0.1V)$ to $(+V_S - 1.3V)$. This specification applies to the voltage at the **amplifier's** input, the INP and INM nodes of Figure 2. The specifications for the fixed gain LTC1992-X parts reflect a higher maximum limit as this specification is for the entire gain block and references the signal at the input resistors. Differential input signals and single-ended signals require a slightly different set of formulae. Differential signals separate very nicely into common mode and differential components while single ended signals do not. Refer to Figure 5 for the formulae for calculating the available signal range. Additionally, Table 1 lists some common configurations and their appropriate signal levels.

The LTC1992's outputs allow rail-to-rail signal swings. The output voltage on either output is a function of the input signal's amplitude, the gain configured and the output signal's common mode level set by the V_{OCM} pin. For maximum signal swing, the V_{OCM} pin is set at the midpoint of the supply voltages. For other applications, such as an ADC driver, the required level must fall within the V_{OCM} range of ($-V_S + 0.5V$) to ($+V_S - 1.3V$). For single-ended input signals, it is not always obvious which output will clip first thus both outputs are calculated and the minimum value determines the signal limit. Refer to Figure 5 for the formulae and Table 1 for examples.

To ensure proper linear operation both the input common mode level and the output signal level must be within the specified limits. These same criteria are also present with standard op amps. However, with a fully differential amplifier, it is a bit more complex and old familiar op amp intuition often leads to the wrong result. This is especially true for single-ended to differential conversion with level shifting. The required calculations are a bit tedious, but are necessary to guarantee proper linear operation.





INPUT COMMON MODE LIMITS

A. CALCULATE V_{INCM} MINIMUM AND MAXIMUM GIVEN $R_{\text{IN}}, R_{\text{FB}}$ and V_{OCM}


$$V_{\text{INCM}(\text{MAX})} = (+V_{\text{S}} - 1.3V) + \frac{1}{\text{G}} (+V_{\text{S}} - 1.3V - V_{\text{OCM}})$$

$$V_{\text{INCM}(\text{MIN})} = (-V_{\text{S}} - 0.1V) + \frac{1}{\text{G}} (-V_{\text{S}} - 0.1V - V_{\text{OCM}})$$

OR B. WITH A KNOWN V_{INCM}, R_{IN}, R_{FB} AND V_{OCM}, CALCULATE COMMON MODE VOLTAGE AT INP AND INM NODES (V_{INCM(AMP)}) AND CHECK THAT IT IS WITHIN THE SPECIFIED LIMITS. $V_{INCM(AMP)} = \frac{V_{INP} + V_{INM}}{2} = \frac{G}{G+1} V_{INCM} + \frac{1}{G+1} V_{OCM}$

OUTPUT SIGNAL CLIPPING LIMIT

$$V_{INDIFF(MAX)}(V_{P-PDIFF}) = THE LESSER VALUE OF \frac{4}{G} (+V_S - V_{OCM}) OR \frac{4}{G} (V_{OCM} - -V_S)$$



INPUT COMMON MODE LIMITS (NOTE: FOR THE FIXED GAIN LTC1992-X PARTS, VINREF AND VINSIG CANNOT EXCEED THE SUPPLIES)

$$\begin{split} V_{\text{INSIG}(\text{MAX})} &= 2 \left[\left(+V_{\text{S}} - 1.3V - \frac{V_{\text{INREF}}}{2} \right) + \frac{1}{G} \left(+V_{\text{S}} - 1.3V - V_{\text{OCM}} \right) \right] \\ V_{\text{INSIG}(\text{MIN})} &= 2 \left[\left(-V_{\text{S}} - 0.1V - \frac{V_{\text{INREF}}}{2} \right) + \frac{1}{G} \left(-V_{\text{S}} - 0.1V - V_{\text{OCM}} \right) \right] \\ \textbf{OR} \\ V_{\text{INSIGP-P}} &= 2 \left[\left(\left(+V_{\text{S}} - -V_{\text{S}} \right) - 1.2V \right) + \frac{1}{G} \left(\left(+V_{\text{S}} - -V_{\text{S}} \right) - 1.2V \right) \right] \end{split}$$

OUTPUT SIGNAL CLIPPING LIMIT

$$\begin{split} & \mathsf{V}_{\mathsf{INSIG}(\mathsf{MAX})} = \mathsf{THE} \; \mathsf{LESSER} \; \mathsf{VALUE} \; \mathsf{OF} \; \mathsf{V}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; (\mathsf{+V}_{\mathsf{S}} - \mathsf{V}_{\mathsf{OCM}}) \; \mathsf{OR} \; \mathsf{V}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; (\mathsf{V}_{\mathsf{OCM}} - \mathsf{-V}_{\mathsf{S}}) \\ & \mathsf{V}_{\mathsf{INSIG}(\mathsf{MIN})} = \mathsf{THE} \; \mathsf{GREATER} \; \mathsf{VALUE} \; \mathsf{OF} \; \mathsf{V}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; (\mathsf{-V}_{\mathsf{S}} - \mathsf{V}_{\mathsf{OCM}}) \; \mathsf{OR} \; \mathsf{V}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; (\mathsf{V}_{\mathsf{OCM}} - \mathsf{+V}_{\mathsf{S}}) \\ & \mathsf{I}_{\mathsf{INSIG}(\mathsf{MIN})} = \mathsf{THE} \; \mathsf{GREATER} \; \mathsf{VALUE} \; \mathsf{OF} \; \mathsf{V}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; (\mathsf{-V}_{\mathsf{S}} - \mathsf{V}_{\mathsf{OCM}}) \; \mathsf{OR} \; \mathsf{V}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; (\mathsf{V}_{\mathsf{OCM}} - \mathsf{+V}_{\mathsf{S}}) \\ & \mathsf{I}_{\mathsf{INSIG}(\mathsf{MIN})} = \mathsf{THE} \; \mathsf{GREATER} \; \mathsf{VALUE} \; \mathsf{OF} \; \mathsf{V}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; (\mathsf{-V}_{\mathsf{S}} - \mathsf{V}_{\mathsf{OCM}}) \; \mathsf{OR} \; \mathsf{V}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; (\mathsf{V}_{\mathsf{OCM}} - \mathsf{+V}_{\mathsf{S}}) \\ & \mathsf{I}_{\mathsf{INSIG}(\mathsf{MIN}) = \mathsf{I}_{\mathsf{INREF}} \; \mathsf{I}_{\mathsf{INSIG}(\mathsf{MIN}) = \mathsf{I}_{\mathsf{INREF}} \; \mathsf{I}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; \mathsf{I}_{\mathsf{INREF}} \; \mathsf{I}_{\mathsf{INREF}} + \frac{2}{\mathsf{G}} \; \mathsf{I}_{\mathsf{INREF}} \; \mathsf{I}_{\mathsf{IN$$

Figure 5. Input Signal Limitations

Table 1. Input Signal Limitations for Some Common Applications

Differential Input Signal, V_{OCM} at Midsupply. (V_{INCM} must be within the Min and Max table values and V_{INDIFF} must be less than the table value)

+V _S (V)	–V _S (V)	GAIN (V/V)	V _{OCM} (V)	V _{INCM(MAX)} (V)	V _{INCM(MIN)} (V)	V _{INDIFF(MAX)} (V _{P-PDIFF})	Voutdiff(max) (Vp-pdiff)
2.7	0	1	1.35	1.450	-1.550	5.40	5.40
2.7	0	2	1.35	1.425	-0.825	2.70	5.40
2.7	0	5	1.35	1.410	-0.390	1.08	5.40
2.7	0	10	1.35	1.405	-0.245	0.54	5.40
5	0	1	2.5	4.900	-2.700	10.00	10.00
5	0	2	2.5	4.300	-1.400	5.00	10.00
5	0	5	2.5	3.940	-0.620	2.00	10.00
5	0	10	2.5	3.820	-0.360	1.00	10.00
5	-5	1	0	7.400	-10.200	20.00	20.00
5	-5	2	0	5.550	-7.650	10.00	20.00
5	-5	5	0	4.440	-6.120	4.00	20.00
5	-5	10	0	4.070	-5.610	2.00	20.00

Differential Input Signal, V_{OCM} at Typical ADC Levels. (V_{INCM} must be within the Min and Max table values and V_{INDIFF} must be less than the table value)

+V _S (V)	-V _S (V)	GAIN (V/V)	V _{OCM} (V)	V _{INCM(MAX)} (V)	V _{INCM(MIN)} (V)	V _{INDIFF(MAX)} (V _{P-PDIFF})	V _{OUTDIFF(MAX)} (V _{P-PDIFF})
2.7	0	1	1	1.800	-1.200	4.00	4.00
2.7	0	2	1	1.600	-0.650	2.00	4.00
2.7	0	5	1	1.480	-0.320	0.80	4.00
2.7	0	10	1	1.440	-0.210	0.40	4.00
5	0	1	2	5.400	-2.200	8.00	8.00
5	0	2	2	4.550	-1.150	4.00	8.00
5	0	5	2	4.040	-0.520	1.60	8.00
5	0	10	2	3.870	-0.310	0.80	8.00
5	-5	1	2	5.400	-12.200	12.00	12.00
5	-5	2	2	4.550	-8.650	6.00	12.00
5	-5	5	2	4.040	-6.520	2.40	12.00
5	-5	10	2	3.870	-5.810	1.20	12.00



Table 1. Input Signal Limitations for Some Common Applications

Midsupply Referenced Single-Ended Input Signal, V_{OCM} at Midsupply. (The V_{INSIG} Min and Max values listed account for both the input common mode limits and the output clipping)

+V _S (V)	-V _S (V)	GAIN (V/V)	V _{OCM} (V)	V _{INREF} (V)	V _{INSIG(MAX)} (V)	V _{INSIG(MIN)} (V)	V _{INSIGP-P(MAX)} (V _{P-P} AROUND V _{INREF})	V _{outdiff(max)} (V _{P-PDIFF})
2.7	0	1	1.35	1.35	1.550	-1.350	0.40	0.40
2.7	0	2	1.35	1.35	1.500	0.000	0.30	0.60
2.7	0	5	1.35	1.35	1.470	0.810	0.24	1.20
2.7	0	10	1.35	1.35	1.460	1.080	0.22	2.20
5	0	1	2.5	2.5	7.300	-2.500	9.60	9.60
5	0	2	2.5	2.5	5.000	0.000	5.00	10.00
5	0	5	2.5	2.5	3.500	1.500	2.00	10.00
5	0	10	2.5	2.5	3.000	2.000	1.00	10.00
5	-5	1	0	0	10.000	-10.000	20.00	20.00
5	-5	2	0	0	5.000	-5.000	10.00	20.00
5	-5	5	0	0	2.000	-2.000	4.00	20.00
5	-5	10	0	0	1.000	-1.000	2.00	20.00

Midsupply Referenced Single-Ended Input Signal, V_{OCM} at Typical ADC Levels. (The V_{INSIG} Min and Max values listed account for both the input common mode limits and the output clipping)

+V _S (V)	–V _S (V)	GAIN (V/V)	V _{OCM} (V)	V _{INREF} (V)	V _{INSIG(MAX)} (V)	V _{INSIG(MIN)} (V)	V _{INSIGP-P(MAX)} (V _{P-P} AROUND V _{INREF})	V _{OUTDIFF(MAX)} (Vp-pdiff)
2.7	0	1	1	1.35	2.250	-0.650	1.80	1.80
2.7	0	2	1	1.35	1.850	0.350	1.00	2.00
2.7	0	5	1	1.35	1.610	0.950	0.52	2.60
2.7	0	10	1	1.35	1.530	1.150	0.36	3.60
5	0	1	2	2.5	6.500	-1.500	8.00	8.00
5	0	2	2	2.5	4.500	0.500	4.00	8.00
5	0	5	2	2.5	3.300	1.700	1.60	8.00
5	0	10	2	2.5	2.900	2.100	0.80	8.00
5	-5	1	2	0	6.000	-6.000	12.00	12.00
5	-5	2	2	0	3.000	-3.000	6.00	12.00
5	-5	5	2	0	1.200	-1.200	2.40	12.00
5	-5	10	2	0	0.600	-0.600	1.20	12.00



Table 1. Input Signal Limitations for Some Common Applications

Single Supply Ground Referenced Single-Ended Input Signal, V_{OCM} at Midsupply. (The V_{INSIG} Min and Max values listed account for both the input common mode limits and the output clipping)

+V _S (V)	–V _S (V)	GAIN (V/V)	V _{OCM} (V)	V _{INREF} (V)	V _{INSIG(MAX)} (V)	V _{INSIG(MIN)} (V)	V _{INSIGP-P(MAX)} (V _{P-P} AROUND V _{INREF})	V _{OUTDIFF(MAX)} (V _{P-PDIFF})
2.7	0	1	1.35	0	2.700	-2.700	5.40	5.40
2.7	0	2	1.35	0	1.350	-1.350	2.70	5.40
2.7	0	5	1.35	0	0.540	-0.540	1.08	5.40
2.7	0	10	1.35	0	0.270	-0.270	0.54	5.40
5	0	1	2.5	0	5.000	-5.000	10.00	10.00
5	0	2	2.5	0	2.500	-2.500	5.00	10.00
5	0	5	2.5	0	1.000	-1.000	2.00	10.00
5	0	10	2.5	0	0.500	-0.500	1.00	10.00

Single Supply Ground Referenced Single-Ended Input Signal, V_{OCM} at Typical ADC Reference Levels. (The V_{INSIG} Min and Max values listed account for both the input common mode limits and the output clipping)

+V _S (V)	-V _S (V)	GAIN (V/V)	V _{OCM} (V)	V _{INREF} (V)	V _{INSIG(MAX)} (V)	V _{INSIG(MIN)} (V)	V _{INSIGP-P(MAX)} (V _{P-P} AROUND V _{INREF})	V _{OUTDIFF(MAX)} (V _{P-PDIFF})
2.7	0	1	1	0	2.000	-2.000	4.00	4.00
2.7	0	2	1	0	1.000	-1.000	2.00	4.00
2.7	0	5	1	0	0.400	-0.400	0.80	4.00
2.7	0	10	1	0	0.200	-0.200	0.40	4.00
5	0	1	2	0	4.000	-4.000	8.00	8.00
5	0	2	2	0	2.000	-2.000	4.00	8.00
5	0	5	2	0	0.800	-0.800	1.60	8.00
5	0	10	2	0	0.400	-0.400	0.80	8.00

Fully Differential Amplifier Applications Circuit Analysis

All of the previous applications circuit discussions have assumed perfectly matched symmetrical feedback networks. To consider the effects of mismatched or asymmetrical feedback networks, the equations get a bit messier.

Figure 6 lists the basic gain equation for the differential output voltage in terms of +V_{IN}, -V_{IN}, V_{OSDIFF}, V_{OUTCM} and the feedback factors β 1 and β 2. The feedback factors are simply the portion of the output that is fed back to the input summing junction by the R_{FB}-R_{IN} resistive voltage divider. β 1 and β 2 have the range of zero to one. The V_{OUTCM} term also includes its offset voltage, V_{OSCM}, and its gain mismatch term, K_{CM}. The K_{CM} term is determined by the matching of the on-chip R_{CMP} and R_{CMM} resistors in the common mode level servo (see Figure 2).

While mathematically correct, the basic signal equation does not immediately yield any intuitive feel for fully differential amplifier application operation. However, by nulling out specific terms, some basic observations and sensitivities come forth. Setting β 1 equal to β 2, V_{OSDIFF} to zero and V_{OUTCM} to V_{OCM} gives the old gain equation from Figure 3. The ground referenced, single-ended input signal equation yields the interesting result that the driven side feedback factor (β 1) has a very different sensitivity than the grounded side (β 2). The CMRR is twice the feedback factor difference divided by the feedback factor sum. The differential output offset voltage has two terms. The first term is determined by the input offset term, V_{OSDIFE}, and the application's gain. Note that this term equates to the formula in Figure 3 when β 1 equals β 2. The amount of signal level shifting and the feedback factor mismatch determines the second term. This term






Figure 6. Basic Equations for Mismatched or Asymmetrical Feedback Applications Circuits

quantifies the undesired effect of signal level shifting discussed earlier in the Signal Level Shifting section.

Asymmetrical Feedback Application Circuits

The basic signal equation in Figure 6 also gives insight to another piece of intuition. The feedback factors may be deliberately set to different values. One interesting class of these application circuits sets one or both of the feedback factors to the extreme values of either zero or one. Figure 7 shows three such circuits.

At first these application circuits may look to be unstable or open loop. It is the common mode feedback loop that enables these circuits to function. While they are useful circuits, they have some shortcomings that must be considered. First, do to the severe feedback factor asymmetry, the V_{OCM} level influences the **differential** output voltage with about the same strength as the input signal. With this much gain in the V_{OCM} path, differential output offset and noise increase. The large V_{OCM} to V_{OUTDIFF} gain also necessitates that these circuits are largely limited to dual, split supply voltage applications with a ground referenced input signal and a grounded V_{OCM} pin.

The top application circuit in Figure 7 yields a high input impedance, precision gain of 2 block without any external resistors. The on-chip common mode feedback servo resistors determine the gain precision (better than 0.1 percent). By using the $-V_{OUT}$ output alone, this circuit is also useful to get a precision, single-ended output, high input impedance inverter. To intuitively understand this circuit, consider it as a standard op amp voltage follower (delivered through the signal gain servo) with a complementary output (delivered through the common mode level servo). As usual, the amplifier's input common mode range must not be exceeded. As with a standard op amp voltage follower, the common mode signal seen at the amplifier's input is the input signal itself. This condition limits the input signal swing, as well as the output signal swing, to be the input signal common mode range specification.

The middle circuit is largely the same as the first except that the noninverting amplifier path has gain. Note that







Figure 7. Asymmetrical Feedback Application Circuits (Most Suitable in Applications with Dual, Split Supplies (e.g., ±5V), Ground Referenced Single-Ended Input Signals and V_{OCM} Connected to Ground)

once the V_{OCM} voltage is set to zero, the gain formula is the same as a standard noninverting op amp circuit multiplied by two to account for the complementary output. Taking R_{FB} to zero (i.e., taking β to one) gives the same formula as the top circuit. As in the top circuit, this circuit is also useful as a single-ended output, high input impedance inverting gain block (this time with gain). The input common mode considerations are similar to the top circuit's, but are not nearly as constrained since there is now gain in the noninverting amplifier path. This circuit, with V_{OCM} at ground, also permits a rail-to-rail output swing in most applications. The bottom circuit is another circuit that utilizes a standard op amp configuration with a complementary output. In this case, the standard op amp circuit has an inverting configuration. With V_{OCM} at zero volts, the gain formula is the same as a standard inverting op amp circuit multiplied by two to account for the complementary output. This circuit does not have any common mode level constraints as the inverting input voltage sets the input common mode level. This circuit also delivers rail-to-rail output voltage swing without any concerns.




TYPICAL APPLICATIONS




Interfacing a Bipolar, Ground Referenced, Single-Ended Signal to a Unipolar Single Supply, Differential Input ADC (V_{IN} = 0V Gives a Digital Mid-Scale Code)

Compact, Unipolar Serial Data Conversion




Zero Components, Single-Ended Adder/Subtracter






TYPICAL APPLICATIONS



Single-Ended to Differential Conversion Driving an ADC

PACKAGE DESCRIPTION

MS8 Package 8-Lead Plastic MSOP (Reference LTC DWG # 05-08-1660)




 DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

United to be that the second of the second of



TYPICAL APPLICATION



Balanced Frequency Converter (Suitable for Frequencies up to 50kHz)

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1167	Precision Instrumentation Amplifier	Single Resistor Sets the Gain
LT1990	High Voltage, Gain Selectable Difference Amplifier	±250V Common Mode, Micropower, Selectable Gain = 1, 10
LT1991	Precision Gain Selectable Difference Amplifier	Micropower, Pin Selectable Gain = -13 to 14
LT1995	High Speed Gain Selectable Difference Amplifier	$30MHz$, $1000V/\mu s$, Pin Selectable Gain = -7 to 8
LT6600-X	Differential In/Out Amplifier Lowpass Filter	Very Low Noise, Standard Differential Amplifier Pinout